The Air Force Research Laboratory (AFRL) Space Vehicles Directorate is currently developing Space Plug-and-Play Avionics (SPA) as a means of enabling rapid assembly, integration and test (AI&T) of spacecraft in support of Operationally Responsive Space missions. The SPA architecture is based on prefabricated panels and an embedded SpaceWire network. The networked panels are assembled into a box like structure to form the spacecraft's bus. Spacecraft components are then added to the panels and network to form a functioning spacecraft. Since most legacy spacecraft components inherently do not have a SpaceWire network interface, an Appliqué Sensor Interface Module (ASIM) is used to integrate a legacy component into the network. The ASIMs manage all network traffic between legacy components and the rest of the spacecraft, and as a result, introduce propagation delays that can negatively impact time critical processes such as spacecraft attitude determination and control. This paper documents testing performed on ASIMs in order to measure and characterize the ASIM propagation latency. Tests were performed on a PNP Innovations Generation 2 ASIM using current (as of January 2011) firmware and core software. The test harness used was a Field Programmable Gate Array (FPGA) based logic analyzer developed by AFRL, housed in the responsive space test-bed (RST) in Albuquerque, NM. Testing consisted of measuring the propagation delay of individual ASIMs during data transmission and command receive functions as well as measuring propagation delay due to data interface functions that are specific to the spacecraft components connected to the ASIM under test. Results are used to develop and populate analytical models for the propagation delay for individual ASIMs. These models can be used by SPA-based spacecraft developers to understand how ASIM propagation delay will impact overall system performance. Additionally, the results of this research will demonstrate the feasibility of SPA as a data bus standard alternative to more traditional data bus standards such as MIL-STD-1553.
I. Introduction
HIS document reviews AFRL's and Applied Technology Associates' (ATA's) investigation thus far into spacecraft Plug and Play Avionics (SPA) Appliqué Sensor Interface Module (ASIM) performance. The primary motivation for this study is the use of SPA ASIMs in guidance, navigation and control (GN&C) and spacecraft attitude, determination and control system (ADCS) applications. These applications require precise, deterministic performance models in order to accurately predict spacecraft capabilities. All of the data discussed in this document were obtained from testing performed on a PNP Innovations (PNPi) GEN2 ASIM, which is implemented using an Actel ProASIC FPGA, and a fabric-based 8051 microprocessor.
Two data sets were collected for the purposes of this document, using two different source code revisions for the FPGA firmware and 8051 core software libraries. PNPi provides an 8-bit version stamp for FPGA firmware and an 8-bit version stamp for core software libraries. The first ASIM performance data sets were collected in October of 2010, using FPGA firmware 0x34 and 8051 core libraries 0x2A. The second performance data sets were collected in December of 2010, using FPGA firmware 0x40 and 8051 core library 0x2B. The main difference between the software/firmware revisions was the addition and optimization of assembly based dual port memory access routines, and the addition of FPGA fabric-based direct memory access transfer between the 8051 microcontroller and the first-in-first-out (FIFO) buffers in the SpaceWire communications interface. Where possible, the data are compared in order to quantify performance increases, as well as qualitatively pinpoint the source of the increase (or lack thereof). When made, comparisons between the two data sets are limited because the October data was only collected using message payloads of up to 128 bytes. Tests performed during December were extended to use message payloads up to 1024 bytes. All of the tests make use of the ASIM's (dual port memory-based) test bypass capability.
Sections II.A and II.B of this document briefly summarize a general Spacecraft Plug and Play Avionics (SPA) network, and review the architecture of the ASIM as it pertains to general operation and performance testing. Section II.C presents assumed ASIM analytical models for data transmission, data reception, dual port memory interaction, and overall operating frequency. Section II.D discusses the hardware data acquisition environment, and data analysis methods. Section II.E discusses each ASIM tests and analyzes its associated data. Tests performed include:
• a basic operational loop with no data transmission, reception, or processing operations.
• an operational loop wherein data is transmitted from the ASIM to a flight computer.
• SPA loopback operation, consisting of ASIM SpaceWire data reception, an ASIM UART (115.2 kbps) physical loopback, and ASIM SpaceWire data transmission.
Each of these tests increased the overall complexity of the operations being performed in the ASIM, with the goal of testing being to simulate a reasonable "in-flight" scenario in the last test. For each scenario, this report presents latency data collected over critical portions of the ASIM operating procedure, as well as a 'full-loop' latency measurement. Section five revisits and formalizes the assumed analytical models in detail, derives all constant values from the collected test data, and compares calculated and measured values. Finally, section III presents concluding remarks. Functionally speaking, the ASIM (whether transmitting as in Fig. 2 or receiving messages as in Fig. 3 ) makes use of the dual port memory, network stack, and SpaceWire first-in-first-out buffers (FIFOs). The dual port memory is implemented in the FPGA fabric, with read and write capability provided through the 8051, using hand-optimized functions written in assembly. The network stack consists of the SpaceWire packet construction process, and is entirely implemented in the 8051. The SpaceWire FIFOs are implemented directly in the FPGA fabric. When a SpaceWire packet is constructed during the transmission process, it is transferred to the SpaceWire transmit FIFO using FPGA fabric-based direct memory access (DMA). Conversely, when the SpaceWire FIFO has been filled with a packet during the reception process, it transmits its contents to the 8051 (again using fabric-based DMA), where the packet is deconstructed.
It is worth noting here that fabric-based DMA functionality is a relatively new addition to the PNPi ASIM. Substantial effort was focused on investigating the performance impact of fabric use in order to determine its potential value for other ASIM capabilities.
C. ASIM Analytical Models

Maximum Operational Frequency
A hypothetical analytical model for the overall ASIM maximum operational frequency is described by Eq. (1).
(1)
In Eq. (1), t Receive is the latency associated with message reception, t Transmit is the latency associated with message transmission, t Overhead is a "fixed" latency associated with the ASIM main processing loop, t DPM is the latency associated with dual port memory transactions, t Calc is the latency presented by calculations, and t IO is the latency presented by interfacing with input/output pins. As the last two latency measurements (t Calc and t IO ) will vary on a per application basis, this document explores transmission, reception, DPM, and overhead latency while assuming that calculation and IO latencies are zero. A critical underlying hypothesis of the ASIM modeling effort is that DPM interaction latency can be modeled independently of the transmission and reception latencies. Also worth noting is that the maximum operational frequency developed by this study is a best case. Performing calculations, acquiring data from sensors, or stimulating actuators will reduce the maximum operational frequency.
ASIM Data Transmission
A hypothetical analytical model for the ASIM data transmission process is described by Eq. (2).
In Eq. (2), N Bytes is the number of payload bytes in the message, and N sub is the number of subscribers to the message being transmitted. Explicitly, the transmission model assumes that there is some fixed latency introduced per subscription that does not depend on the number of bytes (subscription overhead). The variables t 1 and t 3 represent latencies that will be determined empirically. 
ASIM Data Reception
A hypothetical analytical model for the ASIM data reception process is described by Eq. (3).
In Eq. (3), N Bytes is the number of payload bytes in the message. The variable t 5 is a fixed latency per message received, and t 4 is a per-message-byte latency. Both latency variables will be determined empirically.
Dual Port Memory and Test Bypass
Lastly, a hypothetical analytical model for DPM transactions is described by Eq. (4).
In Eq. (4), N Bytes is the number of bytes being read from or written to the DPM. The t DPMread,i and t DPMwrite,i variables specify latencies that will be determined empirically based on the argument size used (the i subscript). It is assumed that there is some unique fixed latency associated with the DPM read and write operations, represented by offset DPMread and offset DPMwrite , respectively.
D. Test Architecture
ASIM Digital Input/Output (DIO) Events
Each ASIM is equipped with 16 general purpose digital input/output (DIO) pins that can be manipulated (direction and logic level) from within the 8051 processor. The DIO_Write function is a low latency ASIM assembly routine that modifies the logic level of these DIO pins. Using DIO_Write calls can provide detailed information about the time delay associated with individual ASIM subroutines, or more complicated sections of code. Test measurements indicate that a DIO_Write call introduces 2.4 microseconds of latency into a given procedure.
FPGA-Based Test Data Acquisition System
Each of the 16 DIO sites on the RST ASIM end-point simulator is currently wired to an IO site on a DLP-HS-FPGA development board, as shown in Fig. 4 . The FPGA (a Xilinx Spartan device) samples the ASIM DIO pins at 100MHz and locally stores the level of each DIO pin, along with the value of a 100MHz counter. The FPGA transfers data to a host PC over USB. Any collected data must be post-processed, once it is collected. Post processing removes any erroneous DIO edges from the collected data. Erroneous edges often occur when several DIO pins change at once; for instance, a legal DIO transition from 0xF (1111) to 0x8 (1000) may result in the FPGA detecting an intermediate bit sequence (e.g. 0xC (1100) or 0x9 (1001)). Fortunately, intermediate bit sequences are detectable, as they often violate the minimum possible latency between legal ASIM events (80 nanoseconds, the ASIM system clock period). When an intermediate bit sequence does not violate the system clock latency constraint, state logic can be used to filter out illegal transitions to identify the correct bit sequence.
Consider the example timer and event sequence, pulled from an ASIM test data set: For the example data set above, assume that legal state transitions decrease in number from 15 (0xF) to 0 (0x0). The floating point numbers are the timestamp recorded at each event. The transition from event 1 to event 2 is legal (in terms of state transitions). However, the transition from 2 to 3 indicates an illegal state transition. The transition from event 3 to 4 is also illegal because the time delay between the two events (10 nanoseconds) is less than the ASIM system clock period. When an invalid bit sequence is found (time between events is less than a single ASIM clock period, an illegal state transition, or both), the post-processing algorithm scans samples until the next valid match is found, and then resumes regular parsing of samples. For the above example, the post-processing algorithm would identify the transition from event 1 to 2 as legal, ignore the transition from event 2 to event 3, ignore the transition from event 3 to event 4, but identify the transition from event 1 to event 4 as legal because it is a valid state transition, and also because it does not violate timing.
E. ASIM Tests and Analysis of Acquired Performance Data
ASIM Simple Operational Loop
The 'simple operational loop' test provides a lower bound on the latency from beginning to end of basic ASIM operation. A diagram of the function call and associated DIO hook order is shown in Fig 5 . In this test, there is also no custom device or message code. All latency is introduced by functions that are always called on an ASIM, whether the ASIM is in an "idle" state or not. The ASIM_Device and ASIM_Message routines are empty (returning immediately). There are no SpaceWire messages sent from the flight computer to the ASIM, or vice versa. In this case, the SDM_Process function never finds a SpaceWire packet, and so it also immediately returns.
Taking the worst case (169.2 microseconds) as the actual period for purposes of determining a maximum value, the simple operational loop frequency is 5910 Hz. An alternate simple operational loop consists of the function call order shown above, with all functions commented out, the exception being the WDT_Reset call. In this particular case, the measured loop period was 6.72 microseconds, equivalent to an operating frequency of roughly 148 KHz.
ASIM Data Transmission Loop
The data transmission loop test consists of writing internally generated garbage device data into the dual port memory, reading it back out again as if it were sensor data, packetizing said data, and then transmitting it to the flight computer over the SpaceWire network. This test was conducted as a function of message payload size, size of argument to the dual port memory (writes and reads), and the number of active SpaceWire subscriptions to the outgoing data message. Message payload sizes considered include 1 byte, 2 bytes, 4 bytes, 8 bytes, 16 bytes, 32 bytes, 64 bytes, 128 bytes, 256 bytes, 512 bytes, and 1024 bytes. Dual port memory argument sizes used included 1 byte, 2 bytes, 4 bytes, and 8 bytes (for all payload sizes). Where applicable, the minimum payload used is defined by the DPM argument size, e.g. if the argument size was 8 bytes, the minimum message payload size used was also 8 bytes. Finally, the active subscription count was varied from 1 to 5 over the duration of each test, using the Satellite Design Toolkit. Hereafter, when discussing a data set, it will be referred to by argument size and payload size (e.g. 1x1, 1024 bytes).
ASIM transmission operations are triggered by a 50 Hz timer (such that approximately 20 milliseconds of time elapse between each transmission event) during the transmission test. Latency is measured for the duration of time occurring between DIO hook 0xF and DIO hook 0x7. Detailed information is also available for all other DIO hooks listed in the call diagram, but is not included in this report as the data is less instructive than what is presented herein.
Using the transmission test data we can first examine the DPM read and write latencies (for 1 byte, 2 byte, 4 byte, and 8 byte arguments). Plots of the DPM performance data are shown in Fig. 7, Fig. 8, Fig. 9, and Fig. 10 . The DPM transaction data plotted over all argument sizes is linear. For 1 and 2 byte arguments, the read operation is slightly more expensive than the write operation. The opposite is true for the 4 byte case, and in the 8 byte operand case, the read and write latencies are nearly identical. Using Matlab's curve fitting toolbox and the above data sets, we can fill in values for the DPM section of our analytical model. Returning to the form listed in Eq. (4), the calculated curve fits can be used to define the constants listed in Table 1 . Table 1 for the read case are similar, and the offset variables for the write case are also similar. The 4 byte test data deviates in the read and write case (oddly, the 4 byte DPM transactions are also anomalous in that they take slightly longer than 2 byte transactions). Still, the above data provides evidence that the offset values are consistent across argument size for a given transaction type (read or write), and as such, it may be possible to simplify the DPM latency model such that the offset value used depends only transaction type. To this end, mean values are provided for the offset variables.
The offset variables in
The DPM performance data can also be used to verify a hypothesis about transaction latency as a function of operand size; that as the operand size increases, the latency required to write and read large amount of data will decrease. This hypothesis is based on the knowledge that every DPM transaction incurs some fixed amount of overhead latency penalty. A smaller number of DPM transactions should incur less overhead. Fig. 11 and Fig. 12 show the read and write latencies for the available operand sizes as a function of number of bytes read or written.
Oddly, 4 byte DPM read transactions are more expensive than 2 byte DPM read transactions, which agrees with the data specified in Table 1 . All of the DPM routines are assembly-based, and without a detailed line by line inspection, it is difficult to say what the origin of the anomaly is.
The next hypothesis that can be presented regarding ASIM operation is that increasing the number of subscriptions introduces a fixed increase in the overall transmission latency (per subscription). More specifically, the hypothesis is that the latency impact of increasing subscription count can be modeled by a linear polynomial. The most direct way of examining subscription based behavior is to fix the payload size, and then plot number of subscriptions vs. DPM argument size, as shown in Fig. 13 and Fig. 14 .
The plots above demonstrate that an increase in subscriptions results in a fixed latency increase (per subscription), supporting part of our hypothesized analytical model. In Fig. 13 , the latency introduced by a subscription increase is equal to 605 microseconds. In Fig. 14, the latency introduced by a subscription increase is 715 microseconds. The difference in latency between 1 and 2 subscriptions is the same as between 3 and 4 subscriptions (for both data sets).
Where the latency does vary, it varies by one to two clock cycles (160 nanoseconds). The stair-step like behavior in Fig. 14 is a function of the anomalous 4 byte DPM argument behavior shown in Fig. 11 and Fig. 12. However, it will be demonstrated later that reasonable fits to the data can be generated. Another interesting performance measurement that can be extracted from the transmission test data is the latency associated with transferring a SpaceWire packet from the 8051 processor to the FIFO buffers in the SpaceWire interface. For the data collected in October of 2010, a rough inspection indicated that SpaceWire first-in-first-out (FIFO) buffer interactions resulted in a fixed latency of roughly 900 microseconds (regardless of message size). A reasonable course of action was to suggest migration of the 8051 to SpaceWire FIFO data transmission process into the FPGA fabric (using DMA). After some discussion, PNP Innovations added SpaceWire DMA support in the 0x2B software libraries and 0x40 FPGA firmware. Table 2 lists the SpaceWire latency data from October (for message sizes ranging up to 128 bytes) along with data collected in December (for message sizes ranging up to 1024 bytes), using the new SpaceWire packet construction process. Note that in the October data, the SpaceWire latency is constant irrespective of DPM Argument size, which is the first indicator that transmission latency and DPM transaction latency are independent. Fig. 15 . The plot (as compared with the data in Table 2) indicates that implementing FPGA fabric DMA-based data transfer capability reduced latency by roughly 650 microseconds for a 1024 byte packet, and 800 microseconds for a 1 byte packet.
Of note is that again, there is no DPM argument size dependent behavior evident in Fig 15. While the plot does include data for all DPM argument sizes, the data sets almost completely obscure one another. As an example, transmission of a 32 byte SpaceWire message introduces 261 microseconds of latency in all collected data sets, and transmission of a 1024 byte SpaceWire message introduces 341 microseconds of latency in all data sets.
In order to fill in the transmission section of the ASIM performance model, the whole packet construction and transmission process must be considered. The data model used on the ASIM during October and December data collection was the Satellite Data Model (SDM). Utah State (Space Dynamics Labs) recently released a new SPA compliant data model, the Satellite System Model (SSM). Performance data has not yet been collected using the new model. In any case, the overall transmission latency includes data model interaction, SpaceWire packet construction, and DMA transfer to the SpaceWire FIFO (DIO hook 0xB to DIO hook 0x7, see Fig. 6 ). Fig. 16 plots overall transmission time for one, two, and three subscriptions using the 1 byte DPM test data. It also plots overall transmission time for 1 subscription using 2 byte DPM test data, in order to again illustrate that transmission time is not a function of DPM argument size (in fact, the data agrees well enough that the 1 subscription data sets overlay completely). Table 3 lists transmission data for 1, 2, 3, and 4 subscriptions. We can use the data to populate the analytical transmission model. Using Matlab's curve fitting tool, we can first generate simple slope intercept forms for the data associated with each number of subscriptions (the constants are approximate), where N Bytes is the number of payload bytes.
(5) (6) (7) (8) Looking at the above equations, it is apparent that the slope increases linearly as a function of the number of subscriptions. The intercept points also increase in a similar manner, so a reasonable assumption of form (where N sub is the number of subscriptions) is: (9) However, using Eq. (9) doesn't fit the data (e.g. 597 * 2 is not 1093, 597 * 3 is not 1589). It appears that there is a residual fixed error term that is being incorrectly included in the second term of Eq. (9). A reasonable assumption is that there should be a third term in Eq. (9), equal to some constant number. Performing a fit of the second term in Eq. (5), Eq. (6), Eq. (7), and Eq. (8) indicates that the final equation for t Transmit should indeed be: (10) where t 1 is 3.44 microseconds, t 2 is 496.7 microseconds, and t fixed is 101.5 microseconds. Checking the analytical model using 512 bytes and 3 subscriptions returns a latency of 6.875 milliseconds, where the recorded latency was 6.873, (a modeling error of 0.02%). Finally, we can also examine the overall transmission loop test latency. First, it is worthwhile to compare the latency performance of the data collected in December and the data collected in October (dashed lines) for messages up to 128 bytes and with DPM argument sizes of 1, 2, and 4 bytes, as shown in Fig. 17 (in the legend, December data is labeled as new, October data is labeled as old). 8 byte DPM argument data is not included here because the data exhibited some anomalies (due to problems in collection), and the 8 byte DPM routines were not stable at the time of collection.
Clearly, there are some issues with the October data. After further analysis, it appears that there were sections of the collected data sets wherein the FIFO buffers in the Spartan FPGA used to sample and acquire the ASIM DIO data weren't being serviced fast enough, resulting in erroneously high latency measurements. The data post-processing scripts were updated to identify and filter out the erroneous measurements, as exhibited by the fact that the new transmission data is uniformly linear. Another curious aspect of the older data sets is that the 8x8 and 1x1 data are almost identical (but not quite). Unfortunately, it's difficult to pinpoint the exact reason for this anomaly, but it is likely that there were some stale constants defined in the ASIM test source code for the old 8x8 test. With the exception of the 8 byte DPM transaction based data, the transmission tests using the most recent DPM functions and fabric-base SpaceWire FIFOs exhibits (on average) a 1 millisecond reduction in overall latency, and in some cases up to a 1.5 millisecond reduction. The performance increase (percentage, and absolute latency) on a per data set, per point basis is listed in Table 4, Table 5, Table 6, and Table 7 . Fig. 17 . At minimum, there is a 17% performance increase for 1 byte DPM argument transmission data, 28% for the 2 byte case, and 19% for the 4 byte case.
Finally, we can examine the latency performance of only the new transmission data for messages up to 1024 bytes with one subscription (shown in Fig. 20) and determine a maximum operating frequency for each message size. In all cases, the ASIM equipped with assembly-based DPM IO routines and DMA to SpaceWire capability exhibits increased performance. Again, bear in mind that the transmission test includes no calculations or communication with external IO devices. 
ASIM SPA Loopback
The SPA loopback test provides the most complete picture of ASIM latency behavior during the course of 'regular' ASIM operation. During the SPA Loopback test, the flight computer first transmits a tx_value command (with a varying size payload) to the ASIM over the SpaceWire network. The ASIM receives the tx_value command, and transmits a 1 byte message over the universal asynchronous receiver and transmitter (UART) at 115.2 Kbps, which is instrumented in a physical loopback configuration (the UART transmit pin is physically tied to the UART receive pin). The ASIM receives the UART loopback data, responds to UART data reception, and then prepares an rx_value data message (3 total bytes) which is sent to the flight computer (using the SpaceWire interface), thus completing the operational loop. Finally, the flight computer subscribes to the rx_value message using the Satellite Design Toolkit (SDT), and keeps track of the number of rx_value data messages it receives. The flight computer sends command messages to the ASIM at a rate of 50 Hz, just as in the transmit test. The operational flow and IO hook diagram for the SPA loopback test is shown in Fig. 19 .
Loopback test data was acquired using tx_command payload sizes ranging from 1 to 1024 bytes. The latencies for data reception are shown in Fig. 20 , including the SpaceWire packet seeking process (performed in the 8051) and the SpaceWire FIFO DMA transfer. The reception latency data appears linear, with a minimum value of 538 microseconds (for a 1 byte packet), and a maximum of 4.1 milliseconds (for a 1024 byte packet). It is likely that more of the packet seeking functionality could be implemented in the FPGA fabric for a further performance increase, but the potential return on this effort is unknown. A simple curve fit is sufficient to complete the analytical reception model, specified in Eq. (3), with t 4 equal to 3.44 microseconds, and t 5 equal to 582 microseconds. Of note is that the slope of the reception fit is equal to the slope of the transmission fit. As the actual SpaceWire transmission and reception functions are implemented in the fabric, similar latency behavior is not entirely unexpected. The difference between the reception and transmission fixed latency offset can be largely attributed to the time spent in the Spacewire_Seekpacket function. A plot of the full loopback latency as a function of message payload size is shown in Fig. 21 . The data is linear, with a minimum value of 1.45 milliseconds (for a 1 byte payload) and a maximum value of 4.97 milliseconds (for a 1024 byte payload). The maximum and minimum operating frequencies for the loopback test are 689 Hz and 201 Hz, respectively.
One final analytical model check we can perform is to compute the output of the model using our given parameters and see how well it agrees with the measured overall loopback test latency. The test consists of a data message reception, two 1 byte DPM write transactions, a 1 byte DPM read transaction, and a 3 byte transmission (of the 1 byte payload and a 2 byte header) with one subscription. Our overall loopback latency has the form in Eq. (11). (11) Selecting N bytes to be 128, and N sub to be 1 along with the aforementioned parameter values, the loopback model produces an output of 1.86 milliseconds. The measured value for these parameters found in the test data is 1.89 milliseconds (an error of 1.6%). However, the loopback model does not include latency associated with UART transmission or reception, which if included, would result in closer agreement between the two values.
Maximum Operating Frequency
Now that the ASIM analytical model has been revised and populated with coefficients, determination of maximum, minimum and nominal operating frequencies is possible. (12) There is a great deal of variability in how the ASIM can be configured (transmission payload size, received command size, DPM argument size). The maximum operating frequency is determined by selecting the minimum values for t Receive , t Transmit , t DPM , and t Overhead , with the other terms set to zero. Likewise, the minimum operating frequency is determined by selecting the maximum values for the aforementioned terms. To provide further insight, an 'optimal' case has also been constructed to demonstrate real-world performance. Only one subscription is used (where applicable). Further caveats apply; the DPM argument size incurring the smallest amount of latency (in general) is the 8 byte case, but it isn't possible to use the 8 byte argument size to write 1 byte. t Overhead is always set to the same value (6 usec, see section D.2). The maximum and minimum values for ASIM_MAXF s are shown in Table 8 , along with another case labeled as Optimal-Example. The latter case is so named because its parameters were chosen to illustrate that appropriate choices of payload and DPM argument size can provide capability as well as moderate performance. 
III. Conclusions
In conclusion, the work presented herein documents the development of an analytical model for ASIM behavior, including data transmission, data reception, and DPM transactions. The model supports the individual test results and indicates that high messaging rates (greater than 1 KHz) are possible, but only with small packet payload sizes. ASIMs are capable of sending larger packet payloads (greater than 512 bytes), but only at rates well below 1 KHz. Flight ASIMs (built by Goodrich) are available with a 10 MHz system clock (as opposed to the 12.5MHz system clock used here), so all performance data must be scaled accordingly. A significant contributor to ASIM performance is execution of ASIM code in the fabric-based 8051 microprocessor. ASIM performance is limited, even when 8051 routines are hand-optimized in assembly. This document has shown that one path forward to higher ASIM performance is to migrate 8051 functionality to the FPGA fabric, where latencies are smaller and not influenced by the efficiency (or lack thereof) of compiled code.
